

# CrSi<sub>2</sub> layer synthesized by high current Cr ion implantation for Schottky diode applications

Ricardo Valli<sup>1</sup>, Felipe Souza Oliveira<sup>2</sup>, Larissa Otubo<sup>3</sup>, Rossano Lang<sup>1</sup>

<sup>1</sup>Universidade Federal de São Paulo (*Ciência e Tecnologia*), <sup>2</sup>Universidade de São Paulo, Escola de Engenharia de Lorena, <sup>3</sup>Instituto de Pesquisas Energéticas e Nucleares (*Centro de Ciência e Tecnologia de Materiais*)

*e-mail: ricardovalli@hotmail.com*

Among the transition-metal silicides, CrSi<sub>2</sub> has received considerable attention as a material for silicon-based technologies because of its high-temperature stability, oxide-forming ability and semiconducting properties [1]. Its use in infrared photodetectors and Schottky barrier contacts has been of interest. Previous studies indicate that bulk CrSi<sub>2</sub> has a hexagonal structure and p-type semiconductor character with a band gap of  $\approx 0.35$  eV [2].

In this work, we have synthesized and investigated the electrical-structural correlation of CrSi<sub>2</sub> buried layer produced by high current Cr ion implantation. For this, Cr<sup>+</sup> ions at an energy of 180 keV were implanted at high temperature (550 °C) at a fluence of  $4 \times 10^{17}$  ion/cm<sup>2</sup>. An n-type (001) surface-oriented Czochralski Si wafer (thickness 500  $\mu$ m, resistivity 10-20  $\Omega$ cm) was used as host matrix. The chromium beam current density during implantation was about 6  $\mu$ A/cm<sup>2</sup>. The Schottky diode formation consisted of the junction of metal and semiconductor, in this case, Au contact, and the CrSi<sub>2</sub>/Si, respectively.

The formation of the crystallographic phase was identified by grazing incidence X-ray diffraction. The buried layer morphology of silicide into substrate subsurface was revealed through scanning electron microscopy. Electrical conduction was characterized by resistivity measurements as a function of temperature (50 - 300 K), where two types of regimes are observed, i.e., two gaps: one of low temperature and one of high temperature (270 K). The electronic mobility was also obtained as a function of temperature by means Hall effect measurements. The transport of electrons above the potential barrier to the metal (Schottky barrier height), was determined by current-voltage curves (I<sub>x</sub>V) at room temperature.

[1] Borisenko, V. E. *Semiconducting Silicides*, Berlin: Springer, 2000.

[2] M.C. Bost, J.E. Mahan, J. Appl. Phys. 63 (1988), 839.